Atomic Layer Deposition

Elżbieta Guziewicz Institute of Physics, Polish Academy of Sciences

Outline

- ✓ Atomic Layer Deposition a little old and new history
- ✓ Introduction to ALD (process principles, advantages/disadvantages)
- \checkmark Experimental issues process optimization, type of reactors
- \checkmark Examples semiconducting (ZnO, ZnSe) and dielectric (Al₂O₃, HfO₂) films
- ✓ Applications
- ✓ Summary

ALD - history

- ✓ Invented in 1977 by Suntola (Finland) for large area Thin Films Electroluminescent (TFEL) displays
- ✓ Previously called Atomic Layer Epitaxy (ALE)
- ✓ Used for monocrystalline, polycrystalline and amorphous films growth (III-V and II-VI compounds like ZnS and ZnSe)





T. Suntola and J. Antson, US Patent 4 058 430 (1977)

- Thin Films Electroluminescent (TFEL) Displays origin in 1910, but commercially viable in 1980s
- Mechanism radiative recombination of electrons or holes, which are separated as a result of doping to form a p-n junction (LED) or through excitation by impact of high energy electrons accelerated by strong electric field (phosphors)
- TFEL displays particularly useful in applications where speed, brightness, high contrast, and a wide angle of vision is needed

Thin Films Electroluminescent (TFEL) displays

ALD - history

F-120, first ALD reactor



ALD process – sequential deposition based on chemical reaction in mono-molecular adsorption layer

... \rightarrow precursor A \rightarrow purging \rightarrow precursor B \rightarrow purging \rightarrow precursor A \rightarrow purging \rightarrow precursor B \rightarrow purging \rightarrow



ALD technology in the 90s

- $\checkmark~$ III-V and II-VI compounds like ZnS and ZnSe
- $\checkmark\,$ inorganic precursors, often elemental
- ✓ relatively high growth temperature (350-450°C)

ALD and MBE - number of papers and citations



source: Web of Science



In 2007 Intel announced that their 45 nm generation processors include a high-k HfO₂ gate dielectric made by Atomic Layer Deposition

Silicon substrate

ALD, MBE and CVD - number of papers and citations



CVD – the main technology used in the industry

Moore's Law miniaturization in electronics



Moore's Law



Gordon Moore (1929) Co-founder of **Intel Corporation**

Paper "*Cramming more components onto integrated circuits*" (Electronics Magazine, 1965) – predicted personal computers and mobile technology

www. wikipedia.org

Number of transistors in one integrated circuit will be doubled every 18-24 months (quicker and cheaper computers)

Moore's Law miniaturization in electronics





http://electronics360.globalspec.com/arti cle/5417/how-moore-s-law

| Number of transistors in one integrated circuit: | | | | | | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------|----------------------------------------------------------------------------------|--|--|--|--|--|--|
| Processor | Year | No transistors | | | | | | |
| 4004(first Intel chip) 8086 286 Intel486 Pentium III Pentium 4 Penryn | 1971 1978 1982 1989 1999 2000 2007 | 2300 29 000 134 000 1 200 000 9 500 000 42 000 000 410 000 000 | | | | | | |
| Technologies: | | | | | | | | |
| Processor | Year | Technology | | | | | | |
| Pentium Pentium III Pentium 4 Pentium D Core 2 Duo Penryn (Core 2 Duo new generation) Intel® Core™ i7-5775R Processor Intel AMD | 1993 1999 2002 2005 2006 2007 2015 2015 2018 | 800 nm 250 nm 130 nm 90 nm 65 nm 45 nm 14 nm 10 nm 7 nm | | | | | | |

First transistor - 16.12.1947 Bell Telephone Laboratories Bardeen, Brattain & Shockley Nobel Prize 1956



http://www.porticus.org/bell /belllabs_transistor.html)



First transistor radio (1954) Based on 4 transistors...

1 transistor in 1954 – 2.5\$ 2010 – more than million transistors = 1\$

Miniaturization in electronics

•



MOSFET = Metal-Oxide Semiconductor Field-Effect Transistor

Si/SiO2 technology1974Physical gate length:
Electrical channel length:
Gate oxide thickness:
Operating voltage:> 1.0 μ m35 nm
4.0 V

Problems with gate leakage !

Dennard 1974

Intel 2005

2005

65 nm node

35 nm

1.2 V

< 20 nm

1.2 nm

 $V = \frac{Qa}{\varepsilon A}$

Low voltage + lower thickness $\rightarrow \epsilon$ should be increased !

High-k gate oxides



| High-k dielectrics were introduced: | | | | |
|--------------------------------------------------|--|--|--|--|
| improved gate coupling ratio | | | | |
| reduced parasitic coupling | | | | |
| · smoother morphology (easier integration | | | | |

Problems with high-k oxides:

- $\bullet \, \epsilon$ value for thin films is usually lower than for the same bulk material
- to maintain high ε high-k oxide layer (ZrO₂, HfO₂) should be densely packed, uniform & with low defect density
- high-k oxide films deposited with conventional methods used in CMOS technology did not fulfilled the requirements...

Breakthrough:

In 2007 Intel announced that their 45 nm generation processors include **a** high-k HfO₂ gate dielectric made by Atomic Layer Deposition (ALD)

| Gate | Gate | | |
|------------------------|-------------------|--|--|
| 1.2nm SiO ₂ | 3.0nm High-k | | |
| Silicon substrate | Silicon substrate | | |

High-k oxides

- ✓ In 2007 Intel announced that their 45 nm generation processors include a high-k HfO_2 gate dielectric made by Atomic Layer Deposition (ALD)
- ✓ ALD guarantees flat, conformal, uniform films with reproducible thickness, low stress, uniform stoichiometry and low defect density
- ✓ A major driving force for the recent ALD interest is the prospective seen for ALD <u>in scaling down microelectronic devices</u>.
- ✓ SiO_2 replaced by HfO_2 important consequences, because the main advantage of Si was native oxide SiO₂!
- ✓ Because of native oxide Si was used in electronics instead of Ge, which has better electrical properties (higher hole mobility)



Eddystone Receiver Model EC-10

Germanium based radio

"The biggest change in transistor technology in 40 years" Gordon Moore



Outline

- ✓ Atomic Layer Deposition a little old and new history
- ✓ Introduction to ALD (process principles, advantages/disadvantages)
- ✓ Experimental issues process optimization, type of reactors
- ✓ Examples semiconducting (ZnO, ZnSe) and dielectric (Al_2O_3 , HfO₂) films
- ✓ Applications
- ✓ Summary

11

ALD cycle

ZnO growth: DEZn + water

 $C_2H_5 - Zn - C_2H_5 + H_2O \rightarrow ZnO + 2C_2H_6$

DEZn phase:

surface $-OH + C_2H_5 - Zn - C_2H_5 \rightarrow$ surface $-O - Zn - C_2H_5 + C_2H_6$

Water phase

surface – O – Zn – $C_2H_5 + H_2O \rightarrow surface – O – Zn – OH + C_2H_6$



ZnO growth: DMZn + water

 $CH_3 - Zn - CH_3 + H_2O \rightarrow ZnO + 2 CH_4$



$ALD \rightarrow sequential growth process$

chemical reaction between two reagents

 \rightarrow precursor 1 \rightarrow purging \rightarrow precursor 2 \rightarrow purging \rightarrow

 $2\mathrm{Al}(\mathrm{CH}_3)_3 + 3\mathrm{H}_2\mathrm{O} \rightarrow \mathbf{Al_2O_3} + 6\mathrm{CH}_4$



 $\begin{array}{l} \rightarrow TMA \rightarrow \mathrm{N_2} \rightarrow \mathrm{H_2O} \rightarrow \mathrm{N_2} \rightarrow TMA \rightarrow \\ \mathrm{N_2} \rightarrow \mathrm{H_2O} \rightarrow \mathrm{N_2} \rightarrow TMA \rightarrow \mathrm{N_2} \rightarrow \\ \mathrm{H_2O} \rightarrow \mathrm{N_2} \rightarrow \end{array}$

 $Al(CH_3)_3 = TMA$

Purging \rightarrow removing excess precursor and reaction by-products

In the ideal ALD cycle only one monolayer (ML) of the deposited material is created. Thickness of the growing film is proportional to the number of cycles \rightarrow very thin layers can be obtained repetitively and with high accuracy.

Usually in a real ALD process less than 1 ML/cycle is created (steric hindrance effect), but thickness always scales with a number of cycles. **Very slow growth process!**

ALD guarantees flat, conformal, uniform films with reproducible thickness, low stress, uniform stoichiometry and low defect density

$\mathsf{ALD} \to \mathsf{covering}$ of developed surfaces

<u>Self-limiting growth process</u> leads to uniform covering of every surface, even with highly developed morphology (aspect ratio up to 100)





Atomic Layer Deposition vs Chemical Vapor Deposition

Both CVD and ALD are based on chemical reaction between two reagents (precursors), but:

 $ALD \rightarrow sequential process$

 \rightarrow precursor 1 \rightarrow purging \rightarrow precursor 2 \rightarrow purging \rightarrow



No reaction inside the chamber!

www.asm.com/technology/key-technologies/atomic-layer-deposition

Surface should be saturated during each half-reaction \rightarrow growth is self-limiting, so its homogeneity does not depend on the constancy of the flow of reactants in space and time

 $CVD \rightarrow continuous \ process$

Reaction takes place inside the chamber!



https://www.mksinst.com/n/cvd-physics

For homogeneous growth, the stream of reactants should be constant in space and time

Atomic Layer Deposition vs Physical Vapor Deposition



www.open.edu/openlearn/science-maths-technology/engineeringtechnology/manupedia/physical-vapour-deposition-pvd

 $PVD \rightarrow based on physisorption (T_G < T_{source}); continuous growth, thickness gradient$ ALD \rightarrow based on chemisorption (T_G > T_{precursor}); self-limiting reactions, uniform growth MBE, CVD, PVD \rightarrow the growth is controlled by the flux of reagents $ALD \rightarrow$ the growth is controlled by the surface of the growing film J. Appl. Phys. 97, 121301 (2005) Reactant A & Reactant B & By-product







FIG. 2. Schematic illustration of one ALD reaction cycle

Thin film deposition methods compared

2005 C All rights reserved Cambridge NanoTech Inc.

Thin film deposition methods compared

| Method | ALD | MBE | CVD | Sputter | Evapor | PLD |
|--------------------------|------|------|--------|---------|--------|--------|
| Thickness Uniformity | good | fair | good | good | fair | fair |
| Film Density | good | good | good | good | poor | good |
| Step Coverage | good | poor | varies | poor | poor | poor |
| Interface Quality | good | good | varies | poor | good | varies |
| Number of Materials | fair | good | poor | good | fair | poor |
| Low Temp. Deposition | good | good | varies | good | good | good |
| Deposition Rate | fair | poor | good | good | good | good |
| Industrial Applicability | good | fair | good | good | good | poor |

ALD = atomic layer deposition, MBE = molecular beam epitaxy. CVD = chemical vapor deposition, PLD = pulsed laser deposition.

www.cambridgenanotech.com

ALD guarantees flat, conformal, uniform films with reproducible thickness, low stress, uniform stoichiometry and low defect density

www.cambridgenanotech.com

Type of chemical reactions

- ✓ Synthesis → two elemental precursors
- ✓ Single exchange chemical reaction \rightarrow elemental + chemical compound
- ✓ Double exchange chemical reaction \rightarrow two compounds

Every kind of ALD process requires specific growth temperature and can provide material with different properties

ZnS

1) Synthesis precursors: zinc i sulphur:

 $Zn + \frac{1}{2}S_2 \rightarrow ZnS$

2) Single exchange

precursors: zinc Zn and hydrosulphide

 $Zn + H_2S \rightarrow ZnS + H_2$

3) Double exchange

precursors: zinc chloride ZnCl₂ and hydrogen sulfide H₂S

 $ZnCl_2 + H_2S \rightarrow ZnS + 2 HCl$

ZnO

- 1) Precursors: zinc chloride $ZnCl_2$ and H_2O (double exchange) $ZnCl_2 + H_2O \rightarrow ZnO + 2HCl$
- 2) Precursors: zinc acetate $Zn(CH_3COO)_2$ and H_2O (double exchange) $Zn(CH_3COO)_2 + H_2O \rightarrow ZnO + 2CH_3COOH$

3) dimethyl zinc
$$Zn(CH_3)_2$$
 and H_2O
(double exchange)
 $Zn(CH_3)_2 + H_2O \rightarrow ZnO + 2CH_4$

```
4) diethylzinc Zn(C_2H_5)_2 and H_2O
(double exchange)
Zn(C_2H_5)_2 + H_2O \rightarrow ZnO + 2C_2H_6
```

5) zinc Zn and oxygen O (**synthesis**)

 $Zn + O \rightarrow ZnO$

Type of chemical reactions and ALD window

ZnO

- $ZnCl_{2} + H_{2}O$ 430°C-500°C, epitaxial films
- $Zn(CH_3COO)_2 + H_2O$ 300°C-360°C, polycrystalline growth
- $Zn(C_{2}H_{5})_{2} + H_{2}O$ 60°C-300°C, epitaxial growth from 250°C
- $Zn(CH_3)_2 + H_2O$ 30°C-300°C, polycrystalline growth н.

ALD growth window \rightarrow GPC does not depend on growth temperature

ALD window

GPC = Growth per Cycle



2,2

2,0

1,8 1,6 1,4

ALD window \rightarrow specific to the particular chemical exchange reaction

20



$ALD \rightarrow low$ deposition temperature

$\mathrm{ALD} \rightarrow 100\text{-}300^{\circ}\mathrm{C},\ \mathrm{CVD} \rightarrow 500\text{-}600^{\circ}\mathrm{C}$

Organic electronics hybrid organic-inorganic devices



T< 200°C

- light weight, mechanically flexible, transparent, low costs
- new applications: smart windows, electronic paper, printed electronics, flexible display...

Organic electronics

- Low thermal & mechanical stability
- Low carrier mobility
- Inorganic partner needed; low temperature processing

3D memories Back End Of Line (BEOL) technology



BEOL architecture (3 dimensional)→ bottom metallization semiconductor deposition and after dopant activation **after** metallization

IV group (Si, Ge) and III-V semiconductors excluded due to the high thermal budget

CMOS technology ~ up to 1000°C

$ALD \rightarrow possible deposition on large substrates$









Solar cells applications!





Figure 1. Scanning electron micrograph of wetchemically etched silicon nanowirez. (Down: Max Parck institute for the Gomes of Light) Figure 2. Schematic of the SIS fabrication process: The SUNT2 are coated by the tunneling barrier material and subsequently by the AZO contact layer, toward was reasoned upp.

22



sitn.hms.harvard.edu

Commercial ALD reactors



Special ALD reactors



ALD reactors P400, Planar Systems

www.researchgate.net/figure/Color-online-a-Schematic-drawing-of-the-spatial-ALD-concept

Outline

- Atomic Layer Deposition a little old and new history
- Introduction to ALD (process principles, advantages/disadvantages)
- Experimental issues process optimization, type of reactors
- Examples semiconducting (ZnO, ZnSe) and dielectric (Al₂O₃, HfO₂) films
- Applications
- Summary



Point defects concentration exponentially increase with deposition temperature: $T = \frac{1}{2} \frac{1}{2}$

$$n(T) \cong N_0 e^{-E_D/k_B T}$$

 $E_D = 1 \text{ eV} \qquad \begin{array}{l} T = 300 \text{K} \rightarrow 10^9 \\ T = 1000 \text{K} \rightarrow 5 \cdot 10^{18} \end{array}$

Low temperature growth limits point defects formation





Precursors doses (pulsing time)

The density of molecules in gas can be expressed as

$$\rho_N = \frac{p_R}{kT} \quad (m^{-3})$$

where p_R – partial pressure of the reagent in the source, k-Boltzmann constant, T – temperature

The required dose of reagent, N, can be expressed in terms of partial pressure and volume

$$\frac{p_R V}{kTu} = Aa_S$$

where V (m³) is the volume of the gas dose containing the reactant at partial pressure p_R , A (m²) –substrate area, a_s (molecules/m²)– monolayer surface saturation density, u – material consumption factor (usually 0.1 – 0.8), or in a sense of reaction time and mass flow:

$$t = 2.23 \times 10^{-21} \frac{Aa_s}{Fu}$$
 (s)

F – reagent mass flow

The typical saturation density of the monolayer surface ranges from 0.5×10^{19} till 1.5×10^{19} /m².



Growth temperature

ZnO by ALD – structural properties

- * T_G =100, 130, 160 and 200°C \rightarrow polycrystalline films
- As grown and annealed films (O₂, RTP, 3 min., 800°C)
- Thickness ~ 900 nm (6.000 cycles)



TEM measurements Piotr Dłużewski, IF PAN

ZnO by ALD - growth temperature

- $T_G = 100, 130, 160 \text{ and } 200^{\circ}C \rightarrow \text{polycrystalline films}$.
- As grown and annealed films (O₂, RTP, 3 min., 800°C) .
- Thickness ~ 900 nm (6.000 cycles) .

 $Zn(C_2H_5)_2 + H_2O \rightarrow ZnO + 2C_2H_6$



J. Applied Physics (2021)



T_= 130°C

3.20 3.25 3.30 3.35 3.40

T_= 200°C

Energy (eV)

3.25 3.30 Energy (eV)

3.35 3 40

-25 K

80.8

- 25

3.40

3.35

Energy (eV)

3.40

TEM measurements Piotr Dłużewski, IF PAN







E. Guziewicz, Oxide-based Materials and Structures: Fundamentals and Applications, 2020 Taylor & Francis Group, LLC Corp. (2020) (pp. 201-228) Chapter 8 Zinc Oxide Grown by Atomic Layer Deposition: A Versatile Material for Microelectronics

3.15 3.20

Growth of crystals and epitaxial structures, 12.04.2023

= 100°C

3.25 3.30

3.20 3.25 3.30

Energy (eV)

ZnO/Si and ZnO/Al₂O₃ by ALD



 $ZnO/a-Al_2O_3$

ZnO/Si (100)





- Carriers' transport via GB-scattering route (except RTP ZnO/Si). Not only the H content (similar in both series) also growth conditions determine the conductivity of ZnO
- ZnO/Si(100) showed much lower structural defects compared to ZnO/a-Al₂O₃ and lower carrier concentration after 3 min.

Mishra et al., Materials, 14, p.4048 (2021)

ZnO by ALD - epitaxial growth





T_G = 300°C

 $Zn(C_2H_5)_2 + H_2O \rightarrow ZnO + 2C_2H_6$



XRD - A. Wierzbicka

1

12

141 (sd)

1682

20000

-3.75

Epitaxial ZnO films – quality appropriate for RBS study (chi_min \sim 3%) and RE implantation

- T.A. Krajewski, R. Ratajczak, S. Kobyakov, W. Wozniak, K. Kopalko, E. Guziewicz, Mat. Sci. Eng. B 275 (2022) 115526
- M. Sarwar, R. Ratajczak, V. Yu. Ivanov, S. Mishra, M. Turek, A. Wierzbicka, W. Wozniak, E. Guziewicz<u>Adv. Sci. Technol. Res. J. 16(5)</u>, 147-154 (2022)

ZnSe films for TFEL displays

- Precursors (reactants): elemental Zn and Se $Zn + Se \rightarrow ZnSe$
- Substrate: GaAs(100) n-type
- Growth temperature 430°C; epitaxial growth (XRD)





Atomic Force Microscopy (AFM) \rightarrow ordered surface with pyramidal pits of the same orientation







 $\label{eq:Result} \text{Result} \rightarrow \text{Mixing of ZnSe/GaAs PL bands give white color light}$

Ternary alloys and doping

Conductive AZO films

- AlZnO = AZO
- Al doping \rightarrow Al precursor (Trimethylaluminum, TMA) introduced alternatively with Zn precursor (DEZn)

 $Zn(C_2H_5)_2 + H_2O \rightarrow ZnO + 2C_2H_6$

 $2AI(CH_3)_3 + 3H_2O \rightarrow AI_2O_3 + 6CH_4$

Al concentration: 0% - 8% (EDS)

$$c = (x + y) \cdot z$$





XRD results: lattice parameters scales with Al content







SIMS results: uniform distribution of Al

Growth of crystals and epitaxial structures, 12.04.2023

32

High-k oxides

Precursors:

Oxygen-H₂O - deionized water;

Hafnium - TDMAH -tetrakis(dimetyloamido)hafnium(IV);

Aluminum - TMA -trimetylaluminum.





T =200^OC Glass/Al₂O₃ 35

25 30

 $Hf[(CH_3)_2N]_4 + 2H_2O \rightarrow HfO_2 + 4HN(CH_3)_2$ $2Al(CH_3)_3 + 3H_2O \rightarrow Al_2O_3 + 6CH_4$

Porównanie wyglądu powierzchni z obrazów AFM próbek osadzanych przy parametrach procesu różniących się jedynie temperaturami osadzania warstw

S. Gierałtowska, PhD thesis

60

65 70

45 50 55

20 angle

40

25 30 35 40 45 50 55 60

20 angle

65 70 75

Al₂O₃:HfO₂ composite layers - surface morphology

TEM BF

34



ALD reactors













F-120, Microchemistry, Finland

$ALD \rightarrow$ self-limiting growth



- Sequential deposition process:
- Precursors meet only on the surface, so can be more reactive than in Chemical Vapor Deposition (CVD) → possibility of **low deposition temperature** (3D memories, organic substrates)
- surface-related chemical reaction → possibility to cover substrates of irregular shape and highly developed morphology
- Self-limited growth process → for established ALD parameters (pulsing and purging times and temperature) thickness of the growing films scales with the number of ALD cycles (**thickness control in the nm scale**)
- Quality of growing films does not depend on spatial and temporal uniformity of precursors' flow (different than in case of CVD or MBE) → possibility to apply low volatility precursors, possible large substrates
- Possibility of using different reagents and different types of chemical reactions (synthesis, single or double chemical exchange) → possibility to adjust the ALD process to our needs

ALD applications and future

Last years we observe a booming interest in ALD, because:

- the prospective seen for ALD in scaling down microelectronic devices.
- ALD has proven essential to create gate dielectrics (materials: HfO2, ZrO2, Al2O3) on device substrates without native oxides, such as GaAs/AlGaAs heterostructures, organic transistors, nanotubes and many more.
- transition-metal nitrides (e.g. TiN, TaN, WN) for Cu interconnect barriers
- noble metals for ferroelectric random access memory (FRAM) and DRAM capacitor electrodes
- Cu interconnects and W plugs, or at least Cu seed layers for Cu electrodeposition and W seeds for W CVD